



# UNITED STATES PATENT AND TRADEMARK OFFICE

11  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/083,533	02/27/2002	Hiroshi Hashimoto	020244	6400
38834	7590	04/06/2006		EXAMINER
WESTERMAN, HATTORI, DANIELS & ADRIAN, LLP			LE, THAO X	
1250 CONNECTICUT AVENUE, NW			ART UNIT	PAPER NUMBER
SUITE 700				
WASHINGTON, DC 20036			2814	

DATE MAILED: 04/06/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/083,533	HASHIMOTO ET AL.	
	Examiner Thao X. Le	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) Responsive to communication(s) filed on 21 February 2006.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) Claim(s) 1-4,6-10 and 12-40 is/are pending in the application.
  - 4a) Of the above claim(s) 16-39 is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-4,6-10,12-15 and 40 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
    - a) All    b) Some \* c) None of:
      1. Certified copies of the priority documents have been received.
      2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
      3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

**DETAILED ACTION**

***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 1-4, 7, 9-10, 12, 14 and 40 rejected under 35 U.S.C. 103(a) as being unpatentable over US 6544845 to Yoo et al. in view of US 6294430 to Fastow et al.

Regarding claims 1, Yoo discloses a semiconductor integrated circuit (IC) device in fig. 13, comprising: a substrate 500, column 7 line 62, a nonvolatile memory device (a) formed in a memory cell region of substrate 500 and having a multilayer gate electrode structure comprising a tunnel insulating film 502A, column 8 line 13, covering substrate 500 and floating gate electrode 504A, column 8 line 13, formed on the tunnel

insulating film 504A and having a side wall surfaces covered with a protection insulating film formed of an oxide 562, col. 9 line 30; a semiconductor device (b) formed in a device region of substrate 500, the semiconductor device comprising a gate insulating film 503A, col. 8 line 48, covering substrate 500 and gate electrode 508B, fig. 11 column 8 line 47, formed on the gate insulating film 503A; wherein the bird's beak structure 518, col. 9 line 4, is formed at an interface of the tunnel insulating film 502A and the floating gate electrode 504A, the bird's beak structure 518 penetrating into the floating gate electrode 504A along the interface from the sidewall faces of the floating gate electrode 504A, the gate insulating film 503A is interposed between substrate 500 and the gate electrode 508B have a substantially uniform thickness at the region under the gate electrode, fig. 13, wherein the bird's beak structure is a oxide film, column 3 line 55.

But, Yoo does not discloses a semiconductor device wherein the protective insulating film continuously covers sidewall faces and a top surface of the multilayer gate electrode structure; and wherein the protective insulating film covers the multilayer gate electrode uniformly.

However, Fastow discloses a semiconductor device in fig. 3G comprising a bird's beak (334), a tunnel oxide, a floating gate 308, a ONO dielectric 310, a control gate 312 and a protective insulating film 314/332 continuously covers sidewall faces and a top surface of the multilayer gate electrode structure; and wherein the protective insulating film covers the multilayer gate electrode uniformly. At the time the invention was made; it would have been obvious to one of ordinary skill in the art to use the protective insulating film 314/332 teaching of

Art Unit: 2814

Fastow with Yoo's device, because it would have reduces the number of oxides traps in the bird's beak region of the tunnel oxide thus improving the reliability of the floating gate memory device as taught by Fastow in col. 1 lines 10-15.

Regarding claims 2-3, 12, Yoo discloses the IC device wherein the multiplayer gate electrode structure further comprises an insulating film 506A, column 8 line 12, formed on the floating gate electrode 504A and a control gate electrode 508A, column 8 line 12, formed on the insulating film 506A, wherein each of the gate electrode 508B and control gate electrode 508A comprises doped polysilicon, column 8 line 5.

Regarding claims 4, 7, 10 and 14, Yoo discloses the IC device wherein the oxide film 562 connects the bird's beak structure 518, fig. 13, wherein the IC device having the tunnel oxide 502A.

Regarding claim 9, Yoo discloses a semiconductor integrated circuit device in fig. 13 comprising: a substrate 500, a nonvolatile memory device (a) formed in a memory cell region of said substrate 500, the nonvolatile memory device comprising: a first active region 532, fig. 13, covered with a tunnel insulating film 502A, fig. 13, formed next to the first active region 523 and covered with an insulating film 502A, a control gate 508A formed of an embedded diffusion region formed in the first active region; a first gate electrode 504A extending on the tunnel insulating film 502A in the first active region 523 and forming a bridge between the first and second active regions to be capacitive-coupled via the insulating film 502A to the embedded diffusion region in the first active region 523, the first gate electrode 504A having sidewall faces thereof covered with a protection insulating film formed of a oxide film 562; and a diffusion

Art Unit: 2814

region 532 formed on each of sides of the first gate electrode 504A in the first active region; and a semiconductor device (b) formed in a device region of substrate 500, the semiconductor device (b) comprising a gate insulating film 503A covering substrate 500 and a second gate electrode 508B formed on the gate insulating film 503A, fig. 13, wherein a bird's beak structure 518 is formed of oxide film at an interface of the tunnel insulating film 502A and the first gate electrode 504A, the bird's beak structure 518 penetrating into the first gate electrode 504A along the interface of the first gate electrode 504A; the gate insulating film 503A is interposed between said substrate 500 and the second gate electrode 508B to have a substantially uniform thickness at the region under the gate electrode, fig. 13, wherein the bird's beak structure is a oxide film, column 3 line 55.

But, Yoo does not discloses a semiconductor device comprising a second active region formed next to the first active region and wherein the protective insulating film continuously covers sidewall faces and a top surface of the multilayer gate electrode structure; and wherein the protective insulating film covers the multilayer gate electrode uniformly.

However, Fastow discloses a semiconductor device in fig. 3G comprising a first active region n and n+ (double diffused regions), fig. 1 and fig. 3G, a bird's beak (334), a tunnel oxide, a floating gate 308, a ONO dielectric 310, a control gate 312 and a protective insulating film 314/332 continuously covers sidewall faces and a top surface of the multilayer gate electrode structure; and wherein the protective insulating film covers the multilayer gate electrode uniformly. At the

time the invention was made; it would have been obvious to one of ordinary skill in the art to use the double diffused regions and protective insulating film 314/332 teaching of Fastow with Yoo's device, because it would have created an EEPROM device reducing the number of oxides traps in the bird's beak region of the tunnel oxide thus improving the reliability of the floating gate memory device as taught by Fastow in col. 1 lines 10-15.

Regarding claim 40, as discussed in the above claims 1-4, and 12, the combination of Yoo and Fastow disclose all the limitations of claim 40.

4. Claims 6, 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6544845 to Yoo et al. and US 6294430 to Fastow et al. as applied to claims 1 and 9 above and further in view of US 6406959 to Prall et al.

Regarding claims 6, 13, Yoo does not expressly disclose the semiconductor IC device wherein a SOI substrate is employed as substrate.

However, Prall reference discloses a flash memory device wherein the substrate 11 can be either silicon or SOI, column 4 line 15. At the time of the invention was made; it would have been obvious to one of ordinary skill in the art to replace the silicon substrate of Yoo with either Si or SOI substrate teaching of Prall, because such substrate substitution would have been considered a mere substitution of art-recognized equivalent values.

5. Claims 8 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over US 6544845 to Yoo et al. and US 6294430 to Fastow et al. as applied to claims 1 and 9 above and further in view of Applicant Admitted Prior Art (APA)

Regarding to claims 8 and 15, Yoo does not discloses the tunnel insulating film is a nitride oxide film.

However, APA discloses the IC device having the tunnel oxide 12, spec. page 2 or nitride, page 4. At the time of the invention was made; it would have been obvious to one of ordinary skill in the art to use the tunnel insulating material teaching of APA in the Yoo's device, because such material substitution would have been considered a mere substitution of art-recognized equivalent values.

#### ***Response to Arguments***

6. Applicant's arguments filed 21 Feb. 2006 have been fully considered but they are not persuasive.

a. The Applicants argues that Yoo fails to disclose the gate electrode having a substantially uniform thickness at the region under the gate electrode. The Examiner respectfully disagrees because Yoo's intention is forming a bird's beak-free peripheral transistor gate oxide, col. 4 line 42, and the gate dielectric layer 503A of Yoo in fig. 10(b) shows a major portion under the gate is substantially uniform; thus such portion would read on the claim limitation. In addition, the term "substantially" is often used in conjunction with another term to describe a particular characteristic of the claimed invention. It is a broad term. In re Nehrenberg, 280 F.2d 161, 126 USPQ 383 (CCPA 1960).

Art Unit: 2814

b. The Applicant argues that the reference teach away from the required combination. The examiner submits that using the layer 314 of Fastow in Yoo's device does not change the principle of operation of the primary reference or render the reference inoperable for its intended purpose. See MPEP § 2143.01. The test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference.... Rather, the test is what the combined teachings of those references would have suggested to those of ordinary skill in the art." Thus, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). Therefore, prior arts must be considered in entirely, including disclosures that teach away from the claims, MPEP § 2143.01-02. Furthermore, it is not necessary in order to establish a *prima facie* case of obviousness... that there be a suggestion or expectation from the prior art that the claimed invention will have the same or a similar utility as one newly discovered by the applicant *In re Dillon*, 919 F.2d at 692, 16 USPQ2d at 1900. Thus, it is not necessary that the prior art suggest the combination to achieve the same advantage or results discovered by applicant. See MPEP § 2144.

***Conclusion***

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thao X. Le whose telephone number is (571) 272-1708. The examiner can normally be reached on M-F from 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on (571) 272 -1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only.

Art Unit: 2814

For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Thao X. Le  
31 Mar. 2006